09/964,749
WN-2387

IN THE CLAIMS:
Please amend the claims to read as follows:

1. (Currently amended) A computer system which includes a plurality of memory banks, comprising:

a processor unit which controls processing of an operation; and

additional processing units, each of which corresponds to one of the memory banks and performs the operation independently of the processor unit,

wherein the operation is performed by the additional processing units, about using data stored in the corresponding memory banks, based on an instruction or data provided from the processor unit.

2. (Currently amended) The computer system of claim 1, wherein the operation that each of the additional processing units performs includes at least one of calculating the data, reading the data from the memory bank, or and writing the data to the memory bank.

3. (Currently amended) The computer system of claim 1, wherein the an address of the data in the memory bank is provided by the processor unit, and each of the additional processing units reads the data by referring to the address and performs the operation designated by the processor about using the read data, and writes the a result of the process into the address.

4. (Currently amended) The computer system of claim 3, wherein, when the additional processing unit receives information from the processor unit and the operation designated by

09/964,749
WN-2387

the processor ~~is~~ <u>comprises</u> one of ~~the~~ four basic operations of arithmetic, the additional

processing unit performs one of the four basic operations using the read data and the received

information.

5. (Currently amended) The computer system of claim 3<u>,</u> further comprising <u>at least one of</u>:

an addition updating unit which updates the data located in the address designated

by the processor unit to a value resulting from adding of the data and a predetermined value;

and

a subtraction updating unit which updates the ~~date~~ <u>data</u> located in the address

designated by the processor unit to a value resulting from subtracting a predetermined value

from the data.

6. (Original) The computer system of claim 1, wherein the processor unit performs a vector

operation.

7. (Currently amended) The computer system of claim 1, wherein the processor unit ~~consists~~

~~of~~ <u>comprises</u> a plurality of processors<u>,</u> each of which performs an operation in parallel with

another processor.

8. (Currently amended) A method of controlling computation in a computer system which

includes a plurality of memory banks, <u>said method</u> comprising ~~the steps of~~:

instructing, at a processor unit, additional processing units<u>,</u> each of which is

connected to one of the memory banks and works ~~independent~~ <u>independently</u> of the processor

09/964,749
WN-2387

unit, to perform an operation;

reading, at the additional processing unit, data located in an address designated by the processor unit from the corresponding memory bank;

performing, at the additional processing unit, the operation instructed by the processor unit ~~about~~ using the read data; and

writing, at the additional processing unit, ~~the~~ a result of the operation into the address designated by the processor unit.

9. (Currently amended) The method of claim 8, further comprising ~~the step of~~ :

receiving, at the additional processing unit, information from the processor unit, wherein the operation instructed ~~by the instructing step is~~ comprises one of ~~the~~ four basic operations of arithmetic, and the performing ~~step~~ performs one of the four basic operations using the read data and the received information.

10. (Currently amended) The method of claim 9 comprising ~~the steps of~~ one of:

updating ~~the~~ data located in the address designated by the processor unit to a value resulting from adding of the data and a predetermined value; and

updating ~~the date~~ data located in the address designated by the processor unit to a value resulting from subtracting a predetermined value from the data.

11. (Original) The method of claim 9, wherein the processor unit performs a vector operation.

09/964,749
WN-2387

12. (Currently amended) The method of claim 9, wherein the processor unit ~~consists of~~ comprises a plurality of processors, each of which performs an operation process in parallel with another processor.

13. (Currently amended) A recording medium readable by a computer, tangibly embodying a program of instructions executable by the computer to perform a method of controlling computation in a computer system which includes a plurality of memory banks, the method comprising ~~the steps of~~:

instructing, at a processor unit, additional processing units, each of which is connected to one of the memory banks and works independent of the processor unit, to perform an operation;

reading, at the additional processing unit, data located in an address designated by the processor unit from the corresponding memory bank;

performing, at the additional processing unit, the operation instructed by the processor unit ~~about~~ using the read data; and

writing, at the additional processing unit, ~~the~~ a result of the operation into the address designated by the processor unit.

14. (Currently amended) A computer data signal embodied in a carrier wave and representing a sequence of instructions which, when executed by a processor, cause the processor to perform a method of controlling computation in a computer system which includes a plurality of memory banks, the method comprising ~~the steps of~~ :

instructing, at a processor unit, additional processing units, each of which is

connected to one of the memory banks and works independent of the processor unit, to

perform an operation;

reading, at the additional processing unit, data located in an address designated by

the processor unit from the corresponding memory bank;

performing, at the additional processing unit, the operation instructed by the

processor unit ~~about~~ <u>using</u> the read data; and

writing, at the additional processing unit, ~~the~~ <u>a</u> result of the operation into the

address designated by the processor unit.

15. (New) The computer system of claim 1, wherein each said additional processing unit

locks out an access of its memory bank during a time the operation is being executed.

16. (New) The method of claim 8, further comprising:

locking out, at the additional processor unit, an access of the corresponding memory

bank to said processor during at least one of said reading, performing, and writing.

17. (New) The computer system of claim 1, further comprising:

a memory controller located between said processor unit and said memory banks, said

memory controller controlling a transmission of instruction and data to said plurality of

memory banks.

18. (New) The computer system of claim 17, further comprising:

an access arbitor located between said memory control unit and said additional

09/964,749
WN-2387

processing unit to arbitrate exclusive control of a memory access to said memory bank.

19. (New) A parallel processing apparatus, comprising:

    a processor unit which controls a processing of an operation;

    at least one additional processing unit; and

    a memory bank associated with each said at least one additional processing unit, each said memory bank being external to its associated processing unit and functioning independently of any other memory banks,

    wherein:

        each said memory bank is accessible by said processor unit to provide at least one of data and instructions to each said additional processing unit for said operation processing; and

        each said additional processing unit can lock-out access to its associated memory bank during a processing of said operation.